Parallel Experimentation: A Basic Scheme for Dynamic Efficiency
نویسندگان
چکیده
منابع مشابه
A New Circuit Scheme for Wide Dynamic Circuits
In this paper, a new circuit scheme is proposed to reduce the power consumption of dynamic circuits. In the proposed circuit, an NMOS keeper transistor is used to maintain the voltage level in the output node against charge sharing, leakage current and noise sources. Using the proposed keeper scheme, the voltage swing on the dynamic node is lowered to reduce the power consumption of wide fan-in...
متن کاملATLS - A parallel loop scheduling scheme for dynamic environments
We here present ATLS, a self scheduling scheme designed for execution of parallel loops in dynamic environments of non-dedicated networked computers. Since grid and volunteer systems based on desktop computers are proving themselves as real and powerful alternatives for parallel computing, new scheduling schemes, better suited for these environments, are required. Our proposal, by tracking seve...
متن کاملA novel dynamic load balancing scheme for parallel systems
Adaptive mesh refinement (AMR) is a type of multiscale algorithm that achieves high resolution in localized regions of dynamic, multidimensional numerical simulations. One of the key issues related to AMR is dynamic load balancing (DLB), which allows large-scale adaptive applications to run efficiently on parallel systems. In this paper, we present an efficient DLB scheme for structured AMR (SA...
متن کاملAlternatives to animal experimentation in basic research.
In contrast to animal testing required by law to guarantee minimum safety standards for the licensing of drugs and chemicals, there are no regulations in basic research forcing scientists to perform animal tests. By (usually) free choice, questions are posed and hypotheses are examined which, in many cases, can only be answered by means of animal tests. Just as easily, different questions could...
متن کاملHigh speed Radix-4 Booth scheme in CNTFET technology for high performance parallel multipliers
A novel and robust scheme for radix-4 Booth scheme implemented in Carbon Nanotube Field-Effect Transistor (CNTFET) technology has been presented in this paper. The main advantage of the proposed scheme is its improved speed performance compared with previous designs. With the help of modifications applied to the encoder section using Pass Transistor Logic (PTL), the corresponding capacitances o...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: SSRN Electronic Journal
سال: 2004
ISSN: 1556-5068
DOI: 10.2139/ssrn.549963